IN THE CLAIMS:

1. (Currently Amended) An SRAM device, comprising:

an SRAM array coupled to row peripheral circuitry by a word line and coupled to column peripheral circuitry by bit lines; and

an array low voltage control circuitry that provides an enhanced low operating voltage V_{ESS} to said SRAM array during at least a portion of an active mode thereof, wherein said array-low voltage control circuitry provides said enhanced low operating voltage V_{ESS} having at a higher value than a low operating voltage V_{SS} .

- 2. (Original) The SRAM device as recited in Claim 1 wherein said array low voltage control circuitry provides said enhanced low operating voltage V_{ESS} only during a WRITE operation.
- 3. (Original) The SRAM device as recited in Claim 1 wherein said array low voltage control circuitry provides said enhanced low operating voltage V_{ESS} during all of said active mode.
- 4. (Original) The SRAM device as recited in Claim 1 wherein said array low voltage control circuitry provides said enhanced low operating voltage V_{ESS} during all modes.
- 5. (Original) The SRAM device as recited in Claim 1 wherein said array low voltage control circuitry provides said enhanced low operating voltage V_{ESS} based on a factor selected from the group consisting of:
 - a process corner,
 - a transistor parameter,
 - a mode of operation, and
 - a value of a high supply voltage.
- 6. (Original) The SRAM device as recited in Claim 1 wherein said array low voltage control circuitry provides said enhanced low operating voltage V_{ESS} at a higher value

when based on a strong n process corner.

- 7. (Original) The SRAM device as recited in Claim 1 wherein said array low voltage control circuitry provides said enhanced low operating voltage V_{ESS} at a lower value during a READ operation than during a WRITE operation.
- 8. (Original) The SRAM device as recited in Claim 7 wherein said array low voltage control circuitry only provides said lower value for an addressed column of said SRAM array.
- 9. (Original) The SRAM device as recited in Claim 1 wherein said array low voltage control circuitry employs an active component to provide said enhanced low operating voltage V_{ESS} .
- 10. (Original) The SRAM device as recited in Claim 1 wherein said array low voltage control circuitry provides said enhanced low operating voltage V_{ESS} employing a component selected from the group consisting of:

a diode,

a transistor,

a fuse,

a ROM,

a voltage regulator, and

logic circuitry.

Claim 11 (Canceled)

12. (Currently Amended) A method of operating an SRAM device, comprising: employing in an integrated circuit an SRAM array coupled to row peripheral circuitry by a word line and coupled to column peripheral circuitry by bit lines; and

providing an enhanced low operating voltage V_{ESS} to said SRAM array during at least a portion of an active mode, wherein said array low voltage control circuitry provides said

enhanced low operating voltage V_{ESS} having at a higher value than a low operating voltage V_{SS}.

- 13. (Original) The method as recited in Claim 12 wherein said providing only occurs during a WRITE operation.
- 14. (Original) The method as recited in Claim 12 wherein said providing occurs during all of said active mode.
- 15. (Original) The method as recited in Claim 12 wherein said providing occurs during all modes.
- 16. (Currently Amended) The method as recited in Claim 12 wherein said providing is based on a factor selected from the group consisting of:
 - a process corner,
 - a transistor parameter,
 - a mode of operation, and
 - a value of a high supply voltage.
 - a process corner,
 - a-transistor-parameter,
 - a mode of operation, and
 - a value of a high supply voltage.
- 17. (Original) The method as recited in Claim 12 wherein said enhanced low operating voltage V_{ESS} is provided at a higher value based on a strong n process corner.
- 18. (Original) The method as recited in Claim 12 wherein said enhanced low operating voltage V_{ESS} is provided at a lower value during a READ operation than during a WRITE operation.
- 19. (Original) The method as recited in Claim 18 wherein said lower value is only provided for an addressed column of said SRAM array.
 - 20. (Original) The method as recited in Claim 12 wherein said providing includes

employing an active component to provide said enhanced low operating voltage V_{ESS} .

- 21. (Original) The method as recited in Claim 12 wherein said providing includes employing a component selected from the group consisting of:
 - a diode,
 - a transistor,
 - a fuse,
 - a ROM,
 - a voltage regulator, and

logic circuitry.